With aggressive CMOS technology scaling, SRAM suffers from sensitivity to device variation. To improve the stability of SRAM, 8T SRAM cell has been proposed [1] . However, it still suffers from the half select disturb as shown in Fig.1 [2] . On the other hand, the 3D NAND with ultra small cell size has been reported using the stacked vertical cell technology [3] [4] based on the vertical MOSFET [5] shown in Fig.2 . In this paper, we propose a new half select disturb free 10T SRAM cell. It is shown that the proposed 10T SRAM cell with the stacked vertical MOSFET realizes small cell size and stable operation with immunity to the half select disturb and wide write margin. Fig.2 (c) , respectively. Fig.4 shows the impact of the proposed Disturb Free 10T Vertical Rs Cell on the SRAM cell size by comparing the conventional SRAM cell sizes designed with 65nm CMOS technology. Although the proposed Disturb Free 10T Vertical Rs Cell is composed of 10 transistors, it achieves a small cell size, which is only 67% of the conventional 8T Planar Cell, and 104% of the conventional 8T Vertical Rs Cell, due to the stacked vertical MOSFETs, whereas the cell size of the proposed Disturb Free 10T Planar Cell is 150% of the conventional 8T Planar Cell.
Introduction
With aggressive CMOS technology scaling, SRAM suffers from sensitivity to device variation. To improve the stability of SRAM, 8T SRAM cell has been proposed [1] . However, it still suffers from the half select disturb as shown in Fig.1 [2] . On the other hand, the 3D NAND with ultra small cell size has been reported using the stacked vertical cell technology [3] [4] based on the vertical MOSFET [5] shown in Fig.2 . In this paper, we propose a new half select disturb free 10T SRAM cell. It is shown that the proposed 10T SRAM cell with the stacked vertical MOSFET realizes small cell size and stable operation with immunity to the half select disturb and wide write margin.
A New Half Select Disturb Free SRAM Cell
Fig .3 illustrates the equivalent circuit of the proposed 10T SRAM cells along with the conventional SRAM cells; (a) conventional 8T Planar Cell [1] [6] which is a 8T SRAM cell composed of conventional planar MOSFETs, (b) conventional 8T Vertical Rs Cell which is a 8T SRAM cell composed of the Rs vertical MOSFETs [7] , (c) Disturb Free 10T Planar Cell which is the proposed SRAM cell composed of conventional planar MOSFETs, and (d) Disturb Free 10T Vertical Rs Cell which is also the proposed SRAM cell composed of the Rs vertical MOSFETs. In the Disturb Free 10T Vertical Rs Cell, the stacked vertical MOSFETs are utilized; therefore, two transistors (MN3, MN7) and (MN4, MN8) are stacked vertically as shown in Fig.2 (c) , respectively. Fig.4 shows the impact of the proposed Disturb Free 10T Vertical Rs Cell on the SRAM cell size by comparing the conventional SRAM cell sizes designed with 65nm CMOS technology. Although the proposed Disturb Free 10T Vertical Rs Cell is composed of 10 transistors, it achieves a small cell size, which is only 67% of the conventional 8T Planar Cell, and 104% of the conventional 8T Vertical Rs Cell, due to the stacked vertical MOSFETs, whereas the cell size of the proposed Disturb Free 10T Planar Cell is 150% of the conventional 8T Planar Cell.
Results and Discussion
The performance of the proposed SRAM cell is evaluated with HSPICE simulation. Both PMOS and NMOS transistor sizes of W/L are 0.5µm/0.18µm and VDD=1.8V. The model parameters for the HSPICE BSIM4 simulation were extracted from experimental data. Table  I . The proposed Disturb Free 10T Vertical Rs Cell realizes the half select disturb free cell with small cell size and improved write margin.
Conclusions
A half select disturb free compact SRAM cell with the stacked vertical MOSFET has been proposed. It has a small cell size, which is only 67% of conventional 8T Planar Cell. It realizes a half select disturb free SRAM cell; therefore, 6.4 times larger SNM than the 8T Vertical Rs Cell is achieved. Furthermore, it improves the write margin, thus its write margin is 87.2% of the 8T Vertical Rs Cell. The proposed 10T SRAM cell with the stacked vertical MOSFET is a suitable SRAM cell with a small cell size, immunity to the half select disturb and wide write margin. Fig.2 (c 
